Back-Gated Buried Oxide MOSFET's in a High-Voltage Bipolar Technology for Bonded Oxide/SOI Interface Characterization

R. Bashir, F. Wang, W. Greig, J. M. McGregor, W. Yindeepol, and J. De Santis

Abstract—A novel back-gated P-MOSFET structure is fabricated in a high-voltage complementary bipolar technology using BESOI (bonded etch back SOI) substrates. The P+ buried layer regions, used for the PNP BJT are used as the source and drain regions, the N- epi as the channel region, the silicon handle wafer as the gate, and the BOX (buried oxide) as the gate oxide. The P-MOSFET was used to characterize the interface between the BOX and the SOI. The devices exhibit high sub-threshold slope which is attributed to a high interface state density of about $2\times10^{12}\#/\mathrm{cm}^2$ at the bonding interface. Bias-temperature stress measurements show an effective mobile charge density of $4\times10^{10}\#/\mathrm{cm}^2$ in the buried oxide.

I. INTRODUCTION

BONDED ETCH BACK SOI (BESOI) wafers are finding increasing use as start substrates for analog, deep submicron CMOS applications, and new MEMS technologies [1]–[3]. There has been rapid progress in BESOI manufacturing technology and a variety of substrates are now commercially available. The use of BESOI substrates to provide device isolation for a 170 V dielectrically isolated complementary bipolar technology has been recently reported [4]. While deep trenches provide lateral isolation, the use of SOI provides vertical device isolation for high voltages, eliminating the need for deep wells used in previous technologies [5]. The integrity of the BOX and BOX/SOI interface is critical in providing a robust and reliable high voltage isolation.

The purpose of this work is to describe a P-MOSFET structure which is fabricated in a dielectrically isolated complementary bipolar technology without additional masking steps. The device is very useful in characterizing the quality of the buried oxide and the BOX/SOI interface and can also be fabricated in thin SIMOX or other SOI substrates.

II. PROCESS FLOW AND ELECTRICAL RESULTS

BESOI substrates with 2.5 μ m 1–4 Ω -cm N-type SOI and 1 μ m (or 0.5 μ m) BOX were used. The detailed bipolar process flow is described elsewhere [4]. In summary, N+/P+ buried layers were implanted, and driven for the BJT's. A

Manuscript received February 19, 1997; revised March 20, 1998.

R. Bashir, F. Wang, W. Greig, W. Yindeepol, and J. De Santis are with Analog Process Technology Group at National Semiconductor, Santa Clara, CA 95051 USA.

J. M. McGregor is with Maxim Integrated Products, Sunnyvale, CA 94088 USA

Publisher Item Identifier S 0741-3106(98)05820-0.

16 Ω -cm, N-type epitaxial layer was grown to a thickness necessary for the achieving the required breakdown voltages. Heavily doped regions (sinkers) were formed from the top down to form low resistance contacts to the BJT's. Deep trenches were used to provide lateral isolation.

Fig. 1 shows a drawn cross section of the P-MOSFET. The P+ buried layers were used to make the source/drain regions. The P+ sinker regions were used to provide top contacts to the P+ source/drain regions. The source/drain regions intersect the deep trench sidewall. However, since the source to drain leakage is low, there is no parasitic channel along the trench sidewall. Since the gate bias is being applied to the substrate and the silicon outside the device is grounded, negligible variation in the parasitic trench sidewall channels is assumed. The channel was formed at the bonded oxide/SOI interface. $I_{\rm D}$ versus $V_{\rm G}$ characteristics were measured at $V_{\rm DS}=10~{\rm V}$ and $V_{\rm B}=0$ to extract the sub-threshold slope as shown in Fig. 2. The subthreshold slope is given by [6]

$$S \sim 2.3 \frac{kT}{q} \left(1 + \frac{C_{\rm d} + C_{\rm it}}{C_{\rm ox}} \right) \tag{1}$$

where $C_{\rm d}$ is the depletion capacitance in the silicon, $C_{\rm ox}$ is the gate oxide capacitance, and $C_{\rm it}(=qD_{\rm it})$ is the interface state capacitance. $C_{\rm d}$ can be calculated knowing the doping profile in the SOI. For high values of S, $C_{\rm it}$ dominates (1) above. Using S = 2.94 and $T_{\rm ox}=0.5~\mu{\rm m}$, $D_{\rm it}$ can be calculated to be 2.04e12#/eV-cm². Using S = 6.5 and $T_{\rm ox}=1.0~\mu{\rm m}$, $D_{\rm it}$ can be calculated to be 2.29e12#/eV-cm². The two values are close and within measurement and formulation accuracy. The high value of $D_{\rm it}$ is expected since the channel is formed at the interface of bonding during the BESOI substrate manufacturing.

Fig. 3 shows the $S_{\rm qrt(ID)}$ versus $V_{\rm G}$ curves for $T_{\rm ox}=0.5~\mu{\rm m}$ and 1.0 $\mu{\rm m}$. From the slopes of the line, $\mu{\rm h}=138~{\rm cm^2/V}\text{-s}$ for device with $T_{\rm ox}=0.5~\mu{\rm m}$ and $\mu{\rm h}=13~{\rm cm^2/V}\text{-s}$ for device with $T_{\rm ox}=1~\mu{\rm m}$. The value of $\mu{\rm h}$ is reduced in the later case due to gate induced electric field degradation since this value is extracted at $V_{\rm G}$ which is about four to five times the value of $V_{\rm G}$ used to extract the slope and $\mu{\rm h}$ for the device with $T_{\rm ox}=0.5~\mu{\rm m}$.

Bias-temperature stress measurements were also performed at $V_{\rm G}=0$ and 200 °C and then at $V_{\rm G}=50$ V for 5 min at 200 °C and $V_{\rm G}=50$ V for 5 min at 200 °C. Transfer




Fig. 1. Cross section of the P-MOSFET. Channel length L = $31~\mu m$; channel width W = $158~\mu m$.




Fig. 2. $I_{\rm D}{-}V_{\rm G}$ transfer characteristics of the SOI P-MOSFET with 0.5 $\mu{\rm m}$ and 1.0 $\mu{\rm m}$ BOX used to extract the subthreshold slope.




Fig. 3. $S_{
m qrt}(I_{
m D})$ versus $V_{
m G}$ characteristics showing $V_{
m T}$ and slopes of lines used to calculate $\mu_{
m h}$.

characteristics were measured at each of the above biastemperature stress point. As shown in Fig. 4, a shift of about 1.9 V can be seen after the positive bias stress indicating an effective mobile oxide charge density of $4.1 \times 10^{10} \#/\text{cm}^2$. The




Fig. 4. Bias-temperature stress characteristics of the bonded oxide P-MOSFET showing a shift in transfer curves of 1.9 V.

value of mobile oxide charge density is very low, indicating a good quality process and no inherent degradation or charge due to the buried oxide quality itself.

III. CONCLUSIONS

A novel BOX gate oxide SOI P-MOSFET fabricated in a high voltage bipolar technology is presented. The device can be used to characterize the BOX/SOI interface characteristics and the BOX quality. Sub-threshold slopes indicate a high density of states of $\sim 2\text{e}12\text{\#/eV-cm}^2$ at the SOI/bonded oxide interface. BTS measurements indicate mobile charge density of $4\times10^{10}\text{\#/cm}^2$ in the buried oxide. The device is very useful in characterizing the buried oxide quality and the SOI/buried oxide interface.

ACKNOWLEDGMENT

The authors would like to acknowledge the help of A. Kabir and P. Castro for SOI technical support, L. Razario for

measurement support, R. Razoouk for management support, and the Analog Fab in SC for wafer processing.

REFERENCES

- [1] S. Feindt, J. Lapham, and J. Steigerwald, "Complementary bipolar process in bonded SOI," in *Proc. 1997 Int. SOI Conf.*, pp. 4–6.
 [2] S. S. Iyer, M. J. Tejwani, P. M. Pitner, T. O. Sedgwick, and G. G.
- Shahidi, "High-performance CMOS fabricated on ultrathin BESOI with sub-10-nm TTV," in Proc. 1993 IEEE Int. SOI Conf.
- [3] M. E. McNie, D. O. King, V. Nayar, M. C. Ward, J. S. Burgess, C. Quinn, and S. Blackstone, "Deep dry etching of SOI for silicon

- micromachined structures," in Proc. 1997 IEEE Int. SOI Conf., pp. 60-61.
- [4] J. M. McGregor, W. Yindeepol, J. De Santis, K. Brown, R. Bashir, and W. McKeown, "A 170 V polysilicon-emitter complementary bipolar IC technology with full dielectric isolation," in Proc. 1997 Bipolar Circuit
- Technol. Meet., pp. 183–186. R. Bashir, D. Chen, F. Hebert, J. De Santis, A. Ramde, S. Hobrecht, H. You, P. Maghsoudnia, P. Meng, and R. Razouk, "A 85 V highperformance silicon complementary bipolar technology for high voltage analog applications," in Proc. 1994 Europ. Solid State Device Res. Conf., pp. 217–220. [6] S. M. Sze, *Physics of Semiconductor Devices*. New York: Wiley, 1981,
- p. 447.